Low-Process–Voltage–Temperature-Sensitivity Multi-Stage Timing Monitor for System-on-Chip Applications

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High-resolution and all-digital on-chip delay measurement with low supply sensitivity for SoC applications

An all-digital on-chip delay measurement (OCDM) architecture with high delay measurement resolution and low supply voltage sensitivity for efficiently detection and diagnosis in the high performance system-on-chip (SoC) applications is presented. Based on the proposed differential delay line pair (DDLP) and an cascadestage delay line, the quantization resolution of the proposed OCDM not only ha...

متن کامل

A Power-Efficient Methodology for Mapping Applications on Multi-Processor, System-on-Chip Architectures

This work introduces an application mapping methodology and case study for multi-processor on-chip architectures. Starting from the description of an application in standard sequential code (e.g. in C), first the application is profiled, parallelized when possible, then its components are moved to hardware implementation when necessary to satisfy performance and power constraints. After mapping...

متن کامل

A New Programmable RF System for System-on-Chip Applications

This paper presents a new programmable radio frequency (RF) system for a System-onChip (SoC) transceiver. A 5-GHz low noise amplifier (LNA) is integrated with an on-chip programmable RF circuits using 0.18μm SiGe technology. Proposed system is very useful for concurrent RF ICs in a complete RF system environment. The programmable circuit helps it to provide DC output voltages, hence, making the...

متن کامل

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process

Abstract- A novel low-voltage two-stage operational amplifier employing resistive biasing is presented. This amplifier implements neutralization and correction common mode stability in second stage while employs capacitive dc level shifter and coupling between two stages. The structure reduces the power consumption and increases output voltage swing. The compensation is performed by simple mill...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2021

ISSN: 2079-9292

DOI: 10.3390/electronics10131587